Abslrnct-The Cray XI supercomputer is a distributed shared memory vector multiprocessor, scalable to 4096 processors and up to 65 terabytes of memory. The XI'S hierarchical design uses the basic building block of the multi-streaming processor (MMSP), which is capable of 12.8 GE/s for 64-bit operations. The distributed shared memory (DSM) of the XI presents a 64-bit global address space that is directly addressable from every MSP with an interconnect bandwidth per computation rate of one byte per floating point operation. Our results show that this high bandwidth and low latency for remote memory accesses translates into improved, application performance on important applications, such as an Eulerian gyrokinetic-Maxwell solver. Furthermore, this architecture naturally supports programming models like the Cray shmem API, Unified Parallel C (UPC), and Co-Array FORTRAN (CAF), and it is imperative to select the appropriate models to exploit these features as our benchmarks demonstrate.
I. INTRODUCTION The Cray XI supercomputer, introduced in 2002, has a number of interesting architectural features. Two key items among these features are the Xl's distributed shared memory and its vector multiprocessors. Recent studies of the Xl's vector multiprocessors have shown significant performance improvements on several applications [I, 51. In this paper, we characterize the performance of the Xl's distributed shared memory system (DSM) and its interconnection network with microbenchmarks and applications.
The distributed shared memory architecture of the X1 presents a 64-bit global address space, which is directly addressable from every processor using traditional load and store instructions. From the application perspective, this memory system behaves like a Non-Unifonn Memory Access (NUh4A) architecture; however, inter-node accesses are not cached. This hardware support for global addressability naturally supports programming models like the Cray shmem API [2], Unified Parallel C (WC) (31, C O -h a y FORTRAN (CAF) [SI, and Global h a y s 171.
CRAY XI OVERVIEW
The Cray X1 is an attempt to incorporate the hest aspects of previous Cray vector systems and massively parallel processing (MPP) systems into one design. Like the Cray T90, the X1 has high memory bandwidth, which is key to realizing a high percentage of theoretical peak performance. Like the Cray T3E [lo], the X1 has a high-bandwidth, low-latency, scalable interconnect, and scalable system software. And, like the Cray SVI, the XI leverages commodity CMOS technology and incorporates non-traditional vector concepts, like vector caches and multi-streaming processors.
A.

Multi-streaming Processor (MSP)
The X1 has a hierarchical design with the basic building block being the multi-streaming processor (MSP), which is capable of 12.8 GFIs for 64-bit operations (or 25.6 GFls for 32-hit operations). As illustrated in Figure 1 , each MSP is comprised of four single-streaming processors (SSPs), each with two 32-stage 64-bit floating-point vector units and one 2-way super-scalar unit. The SSP uses two clock frequencies, 800 MHz for the vector units and 400 MHz for the scalar unit. Each SSP is capable of 3.2 GFls for 64-bit operations. The four SSPs share a 2 MB "Ecache." Although the Ecache has sufficient single-stride bandwidth (accessing consecutive memory locations) to saturate the vector units of the MSP, the Ecache is needed because the bandwidth to main memory is not enough to saturate the vector units without data reuse. That is, memory bandwidth is roughly half the saturation bandwidth. This design represents a compromise between non-vector-cache systems, like the NEC SX-6, and cache-dependent systems, like the IBM p690, with memory bandwidths an order of magnitude less than the saturation bandwidth. Because of its short cache lines and extra cache bandwidth, random-stride scatterlgather memory access on the XI is just a factor of two slower than stride-one access, not the factor of eight or more seen with typical cachebased systems like those based on the IBM Power4, HP Alpha, or Intel Itanium. The XI'S cache-based design deviates from the full-bandwidth design model only slightly. Each XI MSP has the single-stride bandwidth of an SX-6 processor; it is the XI'S higher peak performance that creates an imbalance. A relatively small amount of data reuse, which most modem scientific applications do exhibit, can enable a very high percentage of peak performance to be realized, though worst-case data access can still provide double-digit efficiencies.
The XI compiler has two options for using the eight vector units of a single MSP. First, it can use all 8 when vectorizing a single loop. Second, it can split up (or multistream) the work in an unvectorized outer loop and assign it to the 4 SSPs, each with two vector units and one scalar unit. (The compiler is also able to vectorize a "long" outer loop and multistream a shorter inner loop if the dependency analysis allows this.) The effective vector length of the first option is 256 elements, the vector length of, the NEC SX-6. The second option, which attacks parallelism at a different level, allows a shorter vector length of 64 elements for a vectorized loop. Cray also supports the option of treating each SSP as a separate processor.
with an aggregate bandwidth of roughly 50 GBytelsec between nodes. ECC memory provides reliability by correcting single-bit errors, detecting multiple-bit errors, and providing chip-kill error detection.
This represents one byte per floating point operation ( As Figure 3 shows, an XI cabinet is comprised of 16 node boards and 4 routing boards. Each routing board has 8 routing modules. The routing module ASIC is an %way non-blocking crossbar switch supporting worm-hole routing. The routing module supports prioritization based on credits or aging. Ports are connected to the node hoards or other router ports with 96-pin cables with a maximum length of 4 meters. Data packets carry a CRC, and if a CRC error is detected at the receiver, the packet is resent. MPI latency increase by about 500 us per router hop. Software-loaded configuration tables are used for data flow mapping across the interconnection network. At system boot, these tables are initialized, but they can be reloaded to provide a means to reconfigure the network around hardware failures.
Synchronization is provided by atomic in-memory operations that can be used to provide fast (sub-microsecond), scalable communications, such as locks and barriers. In particular, the XI provides explicit memory ordering instructions for local ordering (LSYNC), MSP ordering (MSYNC), and glnhal ordering (GSYNC). It also provides the basic atomic memory operations like fetch&op. Although these operations are efficient because they do not require a cache-line of data, they.are not ordered with respect to other memory references and must be synchronized using the memory ordering instructions.
C.
A single four-MSP Xi node behaves like a traditional SMP. Like the T3E, each processor has the additional capability of directly addressing memory on any other node. Different, however, is the fact that these remote memory accesses are issued directly from the processors as load and store instructions, going transparently nver the X1 interconnect to the target processor, bypassing the local cache. This mechanism is more scalable than traditional shared memory, but it is not appropriate for. shared-memory programming models, like OpenMP [9], outside of a given four-MSP node. This remote memory access mechanism is a natural match for distributed-memory programming models, particularly those using one-sided putlget operations.
Local and Remote Memory Accesses
Wbit Virtual Addrew Figure 4 : Cray X1 address translation.
As Figure 4 explains, the X1 64-bit global'virtnal address decomposes into two parts: two bits to select the memory region and 48 bits for a virtual page number, page boundaries, and page offset. The page size can range from 64KB to 4 GB, selectable at execution time with possibly different page sizes for text and data areas.
The 48-bit physical address decomposes into a 2-bit physical address region marker, a IO-bit node number, and a 36-bit offset. The IO-bit node number limits the maximum XI configuration to 1024 nodes (4096 MSPs). The address translation scheme uses 256-entry TLBs on each node and allows non-contiguous multi-node jobs. Page offsets are translated remotely, so the TLB only needs to hold translations for one node. This design scheme allows the system to scale with the number of nodes with no additional TLB misses. Memory latency can be hidden with the help of the compiler; the hardware dynamically unrolls loops, does scalar and vector renaming, and issues scalar and vector loads early. Vector load buffers permit 2048 outstanding loads for each MSP. Non-allocating references can bypass the cache for remote communication, to avoid cache pollutioa and to provide efficient large-stride (or scatterigather) support.
PERFORMANCE
This section describes some of our results in evaluating the Cray XI and its memory hierarchy. These tests were conducted on the 8 cabinet, 512 MSP X1 located at Oak Ridge National Laboratory (ORNL). Our evaluation uses both standard and custom benchmarks as well as application kernels and full applications.
A.
Programming models An XI node (4 MSPs) supports a cache-coherent shared memory, and Cray supports OpenMP, System V shared memory, and POSIX threads shared memory programming (SMP) models. In addition, the compilers can treat the node processors as 4 streaming MSP's (MSP mode) or 16 individual SSPs (SSP mode). Each node can have from 8 to 32 Gbytes of local memory.
Cray supports several distributed memory programming models for the XI, including MPI, SHMEM, CO-Amy FORTRAN, and W C . For MPI message-passing, the minimum addressable unit is an MSP (or an SSP if the job is compiled in SSP mode.) For UPC and C O -h a y Fortran, the compiler can overlap computation with remote memory requests, due to the decoupled microarchitecture that allows the scalar unit to prepare operands and addresses for the vector unit.
The programmer can mix node-level SMP with both MPI and direct access (shmem, UPC, or CO-Array Fortran) to remote memory. Synchronization (locks and barriers) are handled in hardware. Exploiting this diverse set of programming models is one of the opportunities of the XI.
The compilers also provide directives to assist in parallelization and external memory management (e.g., no caching for designated variables). Scientific libraries provide efficient management of the Ecache and vector pipes. The user can specify page size for text and data areas when initiating an executable. The resource management system provides processor allocation, job migration, and batch scheduling. Table 1 provides the basic configurations of each platform used in this experimental evaluation.
B.'
Microbenchmarks
We use a collection of microbenchmarks to characterize the performance of the underlying hardware, compilers, and software libraries. The STREAMS 161 triad memory bandwidth is 24 GBs for a streaming MSP or 40 GBs (aggregate) for 4 SSPs. This compares favorably with the Japanese Earth Simulator NEC SX-6 bandwidth of 30 GBs. Remote memory access bandwidth peaks at about 30 GBs for the X1 (using CO-Array Fortran). Part of the improvement for Co-Array Fortran, however, often comes from the compiler being able to overlap remote memory access with computation. MF'I latency is presently 7.3 microseconds (one-way) for an 8-byte message between X1 nodes. About 0.5 microseconds is required for each additional hop in the torus network. MPI bandwidth for ping-pong reaches 12 GBs between nodes. Barriers for the various programming models use the same underlying hardware and average ahout 5 microseconds, independent of the number of participating processors at current scale. For example, Figure 9 illustrates the time to perform an allreduce-a very common operation in scientific applications:--using a double-word sum operator across programming models. These results show that the X1 software is able to utilize the underlying hardware efficiently. 
C.
Applications Practically, however, these impressive performance results on microbenchmarks for the X1 must translate into performance improvements in mission applications. Two such application areas at ORNL are climate modeling and fusion simulations.
Climate Modeling
The Parallel Ocean Program (POP) is an ocean modeling code developed at Los Alamos National Laboratory that is used as the ocean component in the Community System Climate Model (CCSM) coupled climate model. Figure 10 compares the performance of this code on the XI when using a pure MPI implementation and when using CO-Array Fottran for two routines: a halo update and an allreduce, used in calculating residuals and inner products, respectively, in a conjugate gradient linear system solver. Performance on an HP Alphaserver SC, an IBM p690 cluster, and an SGI Altix are also included in the Figure 10 . The performance scalability of POP is vely sensitive to latency, and MPI latency is limiting performance on the Cray XI compared to that achievable using Co-Array Fortran.
Fusion Simulation
GYRO is an Eulerian gyrokinetic-Maxwell solver developed by R.E. Waltz and J. Candy at General Atomics. It is used to study plasma microturbulence in fusion research. Figure 6 compares the performance of GYRO on the XI, the SGI Altix, and an IBM p690 cluster using both Colony and Federation interconnects. GYRO uses the MPI-ALLTOALLV command to transpose the distributed data structures and i s more sensitive to bandwidth than to latency. The IBM results indicate the sensitivity of performance to bandwidth, as the only difference in performance between the Colony and Federation results is message-passing performance. For this benchmark, MPI bandwidth on the XI is not limiting scalability. Figure 11 : Performance of th,e GYRO Eulerian GyrokineticMaxwell Solver (GTC 64-mod benchmark).
IV. CONCLUSION
The Cray XI supercomputer is a distributed shared memory vector multiprocessor, scalable to 4096 processors and up to 65 terabytes of memory. In this paper, we characterize the performance of the XI'S distributed shared memory system (DSM) and its interconnection network with microbencbmarks and applications.
The distributed shared memory architecture of the XI presents a 64-bit global address space, which is directly addressable from every processor. From the application perspective, this memory system behaves like a Non-Uniform Memory Access (NUMA) architecture; however, inter-node accesses are not cached. This hardware support fur global addressahility naturally supports programming models like the Cray shmem API [2], Unified Parallel C (WC) [j], CO-Amy FORTRAN (CAF) [SI. and Global Arrays [7] .
Our experiments show that the high bandwidth and the low latency for XI interconnect translates into improved application performance on important applications, such as an Eulerian gyrokinetic-Maxwell solver. However, it is imperative to select the appropriate programming models tu exploit these benefits as our benchmarks demonstrate. The most recent results and additional performance data comparing the XI with other system are available a1 w~u~.ccs.oml.novlevaluation.
